

## 27.7 SCI Control Registers

These registers are accessible in 8-, 16-, and 32-bit reads or writes. The SCI is controlled and accessed through the registers listed in [Table 27-3](#). Among the features that can be programmed are the SCI communication and timing modes, baud rate value, frame format, DMA requests, and interrupt configuration.


**Table 27-3. SCI Control Registers Summary**

Offset	Acronym	Register Description	Section
00	SCIGCR0	SCI Global Control Register 0	<a href="#">Section 27.7.1</a>
04h	SCIGCR1	SCI Global Control Register 1	<a href="#">Section 27.7.2</a>
0Ch	SCISSETINT	SCI Set Interrupt Register	<a href="#">Section 27.7.3</a>
10h	SCICLEARINT	SCI Clear Interrupt Register	<a href="#">Section 27.7.4</a>
14h	SCISSETINTLVL	SCI Set Interrupt Level Register	<a href="#">Section 27.7.5</a>
18h	SCICLEARINTLVL	SCI Clear Interrupt Level Register	<a href="#">Section 27.7.6</a>
1Ch	SCIFLR	SCI Flags Register	<a href="#">Section 27.7.7</a>
20h	SCIINTVECT0	SCI Interrupt Vector Offset 0	<a href="#">Section 27.7.8</a>
24h	SCIINTVECT1	SCI Interrupt Vector Offset 1	<a href="#">Section 27.7.9</a>
28h	SCIFORMAT	SCI Format Control Register	<a href="#">Section 27.7.10</a>
2Ch	BRS	Baud Rate Selection Register	<a href="#">Section 27.7.11</a>
30h	SCIED	Receiver Emulation Data Buffer	<a href="#">Section 27.7.12.1</a>
34h	SCIRD	Receiver Data Buffer	<a href="#">Section 27.7.12.2</a>
38h	SCITD	Transmit Data Buffer	<a href="#">Section 27.7.12.3</a>
3Ch	SCIPIO0	SCI Pin I/O Control Register 0	<a href="#">Section 27.7.13</a>
40h	SCIPIO1	SCI Pin I/O Control Register 1	<a href="#">Section 27.7.14</a>
44h	SCIPIO2	SCI Pin I/O Control Register 2	<a href="#">Section 27.7.15</a>
48h	SCIPIO3	SCI Pin I/O Control Register 3	<a href="#">Section 27.7.16</a>
4Ch	SCIPIO4	SCI Pin I/O Control Register 4	<a href="#">Section 27.7.17</a>
50h	SCIPIO5	SCI Pin I/O Control Register 5	<a href="#">Section 27.7.18</a>
54h	SCIPIO6	SCI Pin I/O Control Register 6	<a href="#">Section 27.7.19</a>
58h	SCIPIO7	SCI Pin I/O Control Register 7	<a href="#">Section 27.7.20</a>
5Ch	SCIPIO8	SCI Pin I/O Control Register 8	<a href="#">Section 27.7.21</a>
90h	IODFTCTRL	Input/Output Error Enable Register	<a href="#">Section 27.7.22</a>

### 27.7.1 SCI Global Control Register 0 (SCIGCR0)

The SCIGCR0 register defines the module reset. [Figure 27-8](#) and [Table 27-4](#) illustrate this register.

**Figure 27-8. SCI Global Control Register 0 (SCIGCR0) [offset = 00]**



LEGEND: R/W = Read/Write; R = Read only; RWP = Read/Write in privileged mode only; -n = value after reset

**Table 27-4. SCI Global Control Register 0 (SCIGCR0) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	RESET	0	This bit resets the SCI module. SCI module is in reset.
		1	SCI module is out of reset.
<b>Note: Read/Write in privileged mode only.</b>			

### 27.7.2 SCI Global Control Register 1 (SCIGCR1)

The SCIGCR1 register defines the frame format, protocol, and communication mode used by the SCI. Figure 27-9 and Table 27-5 illustrate this register.

**Figure 27-9. SCI Global Control Register 1 (SCIGCR1) [offset = 04h]**

31				26				25		24							
Reserved				R-0				TXENA		RXENA							
23				18				17		16							
Reserved				R-0				CONT		LOOP BACK							
15				10				9		8							
Reserved				R-0				POWERDOWN		SLEEP							
7				6		5		4		3		2		1		0	
SW nRST		Reserved		CLOCK		STOP		PARITY		PARITY ENA		TIMING MODE		COMM MODE			
R/W-0		R-0		R/W-0		R/WC-0		R/WC-0		R/W-0		R/WC-0		R/W-0			

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; WC = Write in sci-compatible mode only; -n = value after reset

**NOTE:** The SCIGCR1 Control Register Bits should not be changed during Frame Transmission or Reception..

**Table 27-5. SCI Global Control Register 1 (SCIGCR1) Field Descriptions**

Bit	Field	Value	Description
31-26	Reserved	0	Read returns 0. Writes have no effect.
25	TXENA	0 1	Transmit enable. Data is transferred from SCITD to the SCITXSHF shift out register only when the TXENA bit is set. 0 Disable transfers from SCITD to SCITXSHF. 1 Enable SCI to transfer data from SCITD to SCITXSHF. <b>Note: Data written to SCITD or the transmit multi-buffer before TXENA is set is not transmitted. If TXENA is cleared while transmission is ongoing, the data previously written to SCITD is sent.</b>
24	RXENA	0 1	Receive enable. RXENA allows or prevents the transfer of data from SCIRXSHF to SCIRD. 0 The receiver will not transfer data from the shift buffer to the receive buffer. 1 The receiver will transfer data from the shift buffer to the receive buffer. <b>Note: Clearing RXENA stops received characters from being transferred into the receive buffer or multi-buffers, prevents the RX status flags (see Table 27-4) from being updated by receive data, and inhibits both receive and error interrupts. However, the shift register continues to assemble data regardless of the state of RXENA.</b> <b>Note: If RXENA is cleared before a frame is completely received, the data from the frame is not transferred into the receive buffer.</b> <b>Note: If RXENA is set before a frame is completely received, the data from the frame is transferred into the receive buffer. If RXENA is set while SCIRXSHF is in the process of assembling a frame, the status flags are not guaranteed to be accurate for that frame. To ensure that the status flags correctly reflect what was detected on the bus during a particular frame, RXENA should be set before the detection of that frame.</b>
23-18	Reserved	0	Read returns 0. Writes have no effect.
17	CONT	0 1	Continue on suspend. This bit has an effect only when a program is being debugged with an emulator, and it determines how the SCI operates when the program is suspended. The 0 When debug mode is entered, the SCI state machine is frozen. Transmissions are halted and resume when debug mode is exited. 1 When debug mode is entered, the SCI continues to operate until the current transmit and receive functions are complete.

**Table 27-5. SCI Global Control Register 1 (SCIGCR1) Field Descriptions (continued)**

Bit	Field	Value	Description
16	LOOP BACK	0 1	<p>Loopback bit. The self-checking option for the SCI can be selected with this bit. If the SCITX and SCIRX pins are configured with SCI functionality, then the SCITX pin is internally connected to the SCIRX pin. Externally, during loop back operation, the SCITX pin outputs a high value and the SCIRX pin is in a high-impedance state. If this bit value is changed while the SCI is transmitting or receiving data, errors may result.</p> <p>0 Loop back mode is disabled. 1 Loop back mode is enabled.</p>
15-10	Reserved	0	Read returns 0. Writes have no effect.
9	POWERDOWN	0 1	<p>Power down. When the POWERDOWN bit is set, the SCI attempts to enter local low-power mode. If the POWERDOWN bit is set while the receiver is actively receiving data and the wake-up interrupt is enabled, then the SCI immediately asserts an error interrupt to prevent low-power mode from being entered. Only Privilege mode writes allowed.</p> <p>0 Normal operation. 1 Low-power mode is enabled.</p>
8	SLEEP	0 1	<p>SCI sleep. In a multiprocessor configuration, this bit controls the receive sleep function. Clearing this bit brings the SCI out of sleep mode.</p> <p>0 Sleep mode is disabled. 1 Sleep mode is enabled.</p> <p><b>Note: The receiver still operates when the SLEEP bit is set; however, RXRDY is updated and SCIRD is loaded with new data only when an address frame is detected. The remaining receiver status flags (see Table 27-4 ) are updated and an error interrupt is requested if the corresponding interrupt enable bit is set, regardless of the value of the SLEEP bit. In this way, if an error is detected on the receive data line while the SCI is asleep, software can promptly deal with the error condition.</b></p> <p><b>Note: The SLEEP bit is not automatically cleared when an address byte is detected.</b></p> <p>See Section 27.6 for more information on using the SLEEP bit for multiprocessor communication.</p>
7	SWnRST	0 1	<p>Software reset (active low). This bit is effective in LIN and SCI modes.</p> <p>0 The SCI is in its reset state; no data will be transmitted or received. Writing a 0 to this bit initializes the SCI state machines and operating flags as defined in Table 27-11 and Table 27-12. All affected logic is held in the reset state until a 1 is written to this bit.</p> <p>1 The SCI is in its ready state; transmission and reception can be done. After this bit is set to 1, the configuration of the module should not change.</p> <p><b>Note: The SCI should only be configured while SWnRESET = 0.</b></p>
6	Reserved	0	Read returns 0. Writes have no effect.
5	CLOCK	0 1	<p>SCI internal clock enable. The CLOCK bit determines the source of the module clock on the SCICLK pin.</p> <p>0 The external SCICLK is the clock source. 1 The internal SCICLK is the clock source.</p> <p><b>Note: If an external clock is selected, then the internal baud rate generator and baud rate registers are bypassed. The maximum frequency allowed for an externally sourced SCI clock is VCLK/16.</b></p>
4	STOP	0 1	<p>SCI number of stop bits per frame.</p> <p>0 One stop bit is used. 1 Two stop bits are used.</p> <p><b>Note: The receiver checks for only one stop bit. However in idle-line mode, the receiver waits until the end of the second stop bit (if STOP = 1) to begin checking for an idle period.</b></p>

**Table 27-5. SCI Global Control Register 1 (SCIGCR1) Field Descriptions (continued)**

Bit	Field	Value	Description
3	PARITY	0 1	<p>SCI parity odd/even selection. If the PARITY ENA bit is set, PARITY designates odd or even parity.</p> <p>0 Odd parity is used.</p> <p>1 Even parity is used.</p> <p><b>The parity bit is calculated based on the data bits in each frame and the address bit (in address-bit mode). The start and stop fields in the frame are not included in the parity calculation.</b></p> <p><b>For odd parity, the SCI transmits and expects to receive a value in the parity bit that makes odd the total number of bits in the frame with the value of 1.</b></p> <p><b>For even parity, the SCI transmits and expects to receive a value in the parity bit that makes even the total number of bits in the frame with the value of 1.</b></p>
2	PARITY ENA	0 1	<p>Parity enable. This bit enables or disables the parity function.</p> <p>0 Parity is disabled; no parity bit is generated during transmission or is expected during reception.</p> <p>1 Parity is enabled. A parity bit is generated during transmission and is expected during reception.</p>
1	TIMING MODE	0 1	<p>SCI timing mode bit.</p> <p>0 Synchronous timing is used.</p> <p>1 Asynchronous timing is used.</p>
0	COMM MODE	0 1	<p>SCI communication mode bit.</p> <p>0 Idle-line mode is used.</p> <p>1 Address-bit mode is used.</p>

### 27.7.3 SCI Set Interrupt Register (SCISSETINT)

Figure 27-10 and Table 27-6 illustrate this register. SCISSETINT register is used to enable the required interrupts supported by the module.

**Figure 27-10. SCI Set Interrupt Register (SCISSETINT) [offset = 0Ch]**

31	27	26	25	24
Reserved		SET FE INT	SET OE INT	SET PE INT
R-0		R/W-0	R/W-0	R/W-0
23	19	18	17	16
Reserved		SET RX DMA ALL	SET RX DMA	SET TX DMA
R-0		R/WC-0	R/W-0	R/W-0
15	10		9	8
Reserved			SET RX INT	SET TX INT
R-0			R/W-0	R/W-0
7	2		1	0
Reserved			SETWAKEUPINT	SET BRKDT INT
R-0			R/W-0	R/WC-0

LEGEND: R/W = Read/Write; R = Read only; WC = Write in sci-compatible mode only; -n = value after reset

**Table 27-6. SCI Set Interrupt Register (SCISSETINT) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26	SET FE INT	0	Set framing-error interrupt. Setting this bit enables the SCI module to generate an interrupt when a framing error occurs. <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt is enabled.
25	SET OE INT	0	Set overrun-error interrupt. Setting this bit enables the SCI module to generate an interrupt when an overrun error occurs. <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt is enabled.
24	SET PE INT	0	Set parity interrupt. Setting this bit enables the SCI module to generate an interrupt when a parity error occurs. <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt is enabled.
23-19	Reserved	0	Read returns 0. Writes have no effect.
18	SET RX DMA ALL	0	Set receive DMA all. This bit determines if a separate interrupt is generated for the address frames sent in multiprocessor communications. When this bit is 0, RX interrupt requests are generated for address frames and DMA requests are generated for data frames. When this bit is 1, RX DMA requests are generated for both address and data frames. <i>Read:</i> The DMA request is disabled for address frames (the receive interrupt request is enabled for address frames). <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read and write:</i> The DMA request is enabled for address and data frames
17	SET RX DMA	0	Set receiver DMA. To enable receiver DMA requests, this bit must be set. If it is cleared, interrupt requests are generated depending on bit SCISSETINT. <i>Read:</i> The DMA request is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read and write:</i> The DMA request is enabled for address and data frames

**Table 27-6. SCI Set Interrupt Register (SCISSETINT) Field Descriptions (continued)**

Bit	Field	Value	Description
16	SET TX DMA	0 1	Set transmit DMA. To enable DMA requests for the transmitter, this bit must be set. If it is cleared, interrupt requests are generated depending on SET TX INT bit (SCISSETINT). <i>Read:</i> Transmit DMA request is disabled. <i>Write:</i> Writing a 0 to this bit has no effect. <i>Read and write:</i> Transmit DMA request is enabled.
15-10	Reserved	0	Read returns 0. Writes have no effect.
9	SET RX INT	0 1	Receiver interrupt enable. Setting this bit enables the SCI to generate a receive interrupt after a frame has been completely received and the data is being transferred from SCIRXSHF to SCIRD. <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect. <i>Read or write:</i> The interrupt is enabled.
8	SET TX INT	0 1	Set transmitter interrupt. Setting this bit enables the SCI to generate a transmit interrupt as data is being transferred from SCITD to SCITXSHF and the TXRDY bit is being set. <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect. <i>Read or write:</i> The interrupt is enabled.
7-2	Reserved	0	Read returns 0. Writes have no effect.
1	SET WAKEUP INT	0 1	Set wakeup interrupt. Setting this bit enables the SCI to generate a wakeup interrupt and thereby exit lowpower mode. If enabled, the wakeup interrupt is asserted when local lowpower mode is requested while the receiver is busy or if a low level is detected on the SCIRX pin during lowpower mode. <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect. <i>Read or write:</i> The interrupt is enabled.
0	SET BRKDT INT	0 1	Set breakdetect interrupt. Setting this bit enables the SCI to generate an error interrupt if a break condition is detected on the SCIRX pin. <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect. <i>Read or write:</i> The interrupt is enabled.

### 27.7.4 SCI Clear Interrupt Register (SCICLEARINT)

Figure 27-11 and Table 27-7 illustrate this register. SCICLEARINT register is used to clear the selected enabled interrupts with out accessing SCISSETINT register.

**Figure 27-11. SCI Clear Interrupt Register (SCICLEARINT) [offset = 10h]**

31	27	26	25	24
Reserved		CLR FE INT	CLR OE INT	CLR PE INT
R-0		R/W-0	R/W-0	R/W-0
23	19	18	17	16
Reserved		CLR RX DMA ALL	CLR RX DMA	CLR TX DMA
R-0		R/WC-0	R/W-0	R/W-0
15	Reserved		CLR RX INT	CLR TX INT
R-0			R/W-0	R/W-0
7	Reserved		CLR WAKEUP INT	CLR BRKDT INT
R-0			R/W-0	R/WC-0

LEGEND: R/W = Read/Write; R = Read only; WC = Write in sci-compatible mode only; -n = value after reset

**Table 27-7. SCI Clear Interrupt Register (SCICLEARINT) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26	CLR FE INT	0	Clear framing-error interrupt. This bit disables the framing-error interrupt when set. <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
25	CLR CE INT	0	Clear overrun-error interrupt. This bit disables the SCI overrun error interrupt when set. <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
24	CLR PE INT	0	Clear parity interrupt. This bit disables the parity error interrupt when set. <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
23-19	Reserved	0	Read returns 0. Writes have no effect.
18	CLR RX DMA ALL	0	Clear receive DMA all. This bit clears the receive DMA request for address frames when set. Only receive data frames generate a DMA request. <i>Read:</i> Receive DMA request for address frames is disabled; Instead, RX interrupt requests are enabled for address frames. Receive DMA requests are still enabled for data frames. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The receive DMA request for address and data frames is enabled. <i>Write:</i> The receive DMA request for address and data frames is disabled.
17	CLR RX DMA	0	Clear receive DMA request. This bit disables the receive DMA request when set. <i>Read:</i> The DMA request is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The receive DMA request is enabled. <i>Write:</i> The receive DMA request for is disabled.



**Table 27-7. SCI Clear Interrupt Register (SCICLEARINT) Field Descriptions (continued)**

Bit	Field	Value	Description
16	CLR TX DMA	0	Clear transmit DMA request. This bit disables the transmit DMA request when set. <i>Read:</i> Transmit DMA request is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The transmit DMA request is enabled. <i>Write:</i> The transmit DMA request for is disabled.
15-10	Reserved	0	Read returns 0. Writes have no effect.
9	CLR RX INT	0	Clear receiver interrupt. This bit disables the receiver interrupt when set. <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
8	CLR TX INT	0	Clear transmitter interrupt. This bit disables the transmitter interrupt when set. <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
7-2	Reserved	0	Read returns 0. Writes have no effect.
1	CLR WAKEUP INT	0	Clear wakeup interrupt. This bit disables the wakeup interrupt when set. <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
0	CLR BRKDT INT	0	Clear breakdetect interrupt. This bit disables the break-detect interrupt when set. <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.